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Networks-on-chip (NoCs) have become the standard for interconnect solutions in industrial designs ranging
from client CPUs to many-core chip-multiprocessors. Since NoCs play a vital role in system performance
and power consumption, pre-silicon evaluation environments include cycle-accurate NoC simulators. Long
simulations increase the execution time of evaluation frameworks, which are already notoriously slow, and
prohibit design-space exploration. Existing analytical NoC models, which assume fair arbitration, cannot
replace these simulations since industrial NoCs typically employ priority schedulers and multiple priority
classes. To address this limitation, we propose a systematic approach to construct priority-aware analytical
performance models using micro-architecture specifications and input traffic. Our approach decomposes
the given NoC into individual queues with modified service time to enable accurate and scalable latency
computations. Specifically, we introduce novel transformations along with an algorithm that iteratively applies
these transformations to decompose the queuing system. Experimental evaluations using real architectures
and applications show high accuracy of 97% and up to 2.5× speedup in full-system simulation.
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1 INTRODUCTION
Modern design methodologies in industries involve thorough power, performance, and area eval-
uations before the architectural decisions are frozen. These pre-silicon evaluations are vital for
detecting functional bugs and power-performance violations, since post-silicon fixes are costly, if
feasible at all. Therefore, a significant amount of resources are dedicated to pre-silicon evaluation
using virtual platforms [21] or full-system simulators [7]. NoC simulations play a critical role in
This article will appear as part of the ESWEEK-TECS special issue and will be presented in the International Conference on
Compilers, Architecture, and Synthesis for Embedded Systems (CASES) 2019
Author’s addresses: S. K. Mandal and U. Y. Ogras, School of Electrical, Computer and Energy Engineering, Arizona State
University, Tempe, AZ, 85287; emails: {skmandal, umit}@asu.edu; Raid Ayoub and Michael Kishinevsky, Intel Corporation,
2111 NE 25th Ave., Hillsboro, OR 97124; emails: {raid.ayoub, michael.kishinevsky}@intel.com .
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee
provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and
the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored.
Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires
prior specific permission and/or a fee. Request permissions from permissions@acm.org.
© 2019 Association for Computing Machinery.
1539-9087/2019/1-ART1 $15.00
https://doi.org/https://doi.org/10.1145/3126530
ACM Transactions on Embedded Computing Systems, Vol. 1, No. 1, Article 1. Publication date: January 2019.
ar
X
iv
:1
90
8.
02
40
8v
1 
 [c
s.P
F]
  7
 A
ug
 20
19
1:2 Sumit K. Mandal, Raid Ayoub, Michael Kishinevsky, and Umit Y. Ogras
Ba
sic
Ma
th
Dijk
stra FF
T
Qs
ort
Blk
sch
ls
Ca
nne
al
Sw
apt
ion
s
Bo
dyt
rac
k
Fld
ani
ma
te
Str
mc
lstr
0
20
40
60
80
PARSEC
Pe
rc
en
ta
ge
 o
f T
ot
al
 T
im
e
Sp
en
t o
n 
N
et
w
or
k(
%
)
MiBench
Fig. 1. Experiments of different applications show that 40%-70% of the total simulation time is spent on the
network.
these evaluations, as NoCs have become the standard interconnect solution in many core chip-
multiprocessors (CMPs) [14, 17, 19], client CPUs [31], and mobile systems-on-chip [32]. Moreover,
there is a growing interest to use NoCs in hardware implementations of deep neural networks [10].
Since the on-chip interconnect is a critical component of multicore architectures, pre-silicon
evaluation platforms contain cycle-accurate NoC simulators [1, 15]. NoC simulations take up a
significant portion of the total simulation time, which is already limiting the scope of pre-silicon
evaluation (e.g., simulating even a few seconds of applications can take days). For example, Figure
1 shows that 40%-70% of total simulation time is spent on the network itself when performing
full-system simulation using gem5 [7]. Hence, accelerating NoC simulations without sacrificing
accuracy can significantly improve both the quality and scope of pre-silicon evaluations.
Several performance analysis approaches have been proposed to enable faster NoC design space
exploration [23, 29, 35]. Prior techniques have assumed a round-robin arbitration policy in the
routers since the majority of router architectures proposed to date have used round-robin for
fairness. In doing so, they miss two critical aspects of the industrial priority-based NoCs [14, 17, 30].
First, routers give priority to the flits in the network to achieve predictable latency within the
interconnect. For example, let us assume, class-1 flits to the neighboring router and class-2 flits
to the local node in Figure 2 are already in the NoC, while flits from class-3 to the neighboring
router must wait in the input buffer to be admitted. Consequently, flits in the NoC (class-1 and
class-2) experience deterministic service time at the expense of increased waiting time for new
flits. Second, flits from different priority classes can be stored in the same queue. For instance, new
read/write requests from the core to tag directories use the same physical and virtual channels as
the requests forwarded from the directories to the memory controllers. Moreover, only a fraction of
the flits in either the high or low priority queue can compete with the flits in the other queue. For
Fig. 2. The high priority queue (Qhigh) stores two different traffic classes which are already in the NoC, while
the low priority queue (Qlow) stores the newly injected flits from the local node. As flits from class–2 are
routed to the local node, low-priority flits compete with only class–1 flits in Qhigh.
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example, suppose the class-2 flits in Figure 2 are delivered to the local node. Then, class-3 flits must
compete with only class-1 flits in the high-priority queue. Analytical models that ignore this traffic
split significantly overestimate the latency, as shown in Section 4.1. In contrast, analytical models
that ignore priority would significantly underestimate the latency. Thus, prior approaches that do
not model priority [23, 29, 35] and simple performance models for the priority queues [16, 20] are
inapplicable to priority-based industrial NoCs.
This paper presents a novel NoC performance analysis technique that considers traffic classes
with different priorities. This problem is theoretically challenging due to the non-trivial interactions
between classes and shared resources. For example, queues can be shared by flits with different
priorities, as shown in Figure 2. Similarly, routers may merge different classes coming through
separate ports, or act as switches that can disjoin flits coming from different physical channels. To
address these challenges, we propose a two-step approach that consists of an analysis technique
followed by an iterative algorithm. The first step establishes that priority-based NoCs can be
decomposed into separate queues using traffic splits of two types. Since existing performance
analysis techniques cannot model these structures with traffic splits, we develop analytical models
for these canonical queuing structures. The second step involves a novel iterative algorithm that
composes an end-to-end latency model for the queuing network of a given NoC topology and
input traffic pattern. The proposed approach is evaluated thoroughly using both 2D mesh and
ring architectures used in industrial NoCs. It achieves 97% accuracy with respect to cycle-accurate
simulations for realistic architectures and applications.
The major contributions of this paper are as follows:
(1) A technique to obtain analytical performance models of priority-based NoCs with multiple
traffic classes,
(2) An algorithm to synthesize end-to-end latency for each traffic class using the analytical
models,
(3) Extensive evaluations using an industrial cycle-accurate simulator, real applications and
synthetic traffic.
The rest of the paper is organized as follows. Section 2 reviews the related work. Section 3 pro-
vides a brief overview and background of the proposed work. Section 4 describes the required
transformations for two canonical structures and their analytical models. Section 5 describes how
these two transformations are used to analyze a queuing network. Section 6 presents experimental
evaluations, and Section 7 concludes the paper summarizing the key contributions.
2 RELATEDWORK
Performance analysis techniques are useful for exploring design space [26] and speeding up
simulations [20, 23, 35]. Indeed, there is continuous interest in applying novel techniques such as
machine learning [29] and network calculus [28] to NoC performance analysis. However, these
studies do not consider multiple traffic classes with different priorities. Since state-of-the-art
industrial NoC designs [12, 14] use priority-based arbitration with multi-class traffic, it is important
to develop performance analysis for this type of architectures.
Kashif et al. have recently presented priority-aware router architectures [18]. However, this work
presents analytical models only for worst-case latency. In practice, analyzing the average latency
is important since using worst-case latency estimates in full-system would lead to inaccurate
conclusions. A recent technique proposed an analytical latency model for priority-based NoC [20].
This technique, however, assumes that each queue in the network contains a single class of flits.
Several techniques present performance analysis of priority-based queuing networks outside the
NoC domain [5, 9, 13]. Nevertheless, these techniques do not consider multiple traffic classes in the
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same queue. The work presented in [2] considers multiple traffic classes, but it assumes that high
priority packets preempt the lower priority packets. However, this is not a valid assumption in the
NoC context. A technique that can handle two traffic classes, Empty Buffer Approximation (EBA),
has been proposed in [4] for a priority-based queuing system. This approach was later extended to
multi-class systems [16]. However, EBA ignores the residual time caused by low priority flits on
high priority traffic. Hence, it is impractical to use EBA for priority-aware industrial NoCs.
The aforementioned prior studies assume a continuous-time queuing network model, while the
events in synchronous NoCs take place in discrete clock cycles. A discrete-time priority-based
queuing system is analyzed in [33]. This technique forms a Markov chain for a given queuing
system, then analyzes this model in z-domain through probability generating functions (PGF). PGFs
deal with joint probability distributions where the number of random variables is equal to the
number of traffic classes in the queuing system. This approach is not scalable for systems with large
number of traffic classes because the corresponding analysis becomes intractable. For example, an
industrial 8×8 NoC would have 64 sources and 64 destinations which will result in 4096 (64×64)
variables with PGF. Furthermore, our approach outperforms this technique, as demonstrated in
Section 6.4.
In contrast to prior approaches, we propose a scalable and accurate closed form solution for a
priority-based queuing network with multi-class traffic. The proposed technique constructs end-to-
end latency models using two canonical structures identified for priority-based NoCs. Unlike prior
approaches, our technique scales to any number of traffic classes. To the best of our knowledge, this
is the first analytical model for priority-based NoCs that considers both (1) shared queues among
multiple priority classes and (2) traffic arbitration dependencies across the queues.
3 OVERVIEW AND BACKGROUND
3.1 Proposed Performance Analysis Flow
The primary target of the proposed model is to accelerate virtual platforms [3] and full-system
simulations [7, 22, 27] by replacing time-consuming NoC simulations with accurate lightweight
analytical models. At the beginning of the simulation, the proposed technique parses the priority-
based NoC topology to construct the analytical models, as shown in Figure 3. The host, such as a
virtual platform, maintains a record of traffic load and the destination address for each node. It also
periodically (each 10K-100K cycles) sends the traffic injections of requesting nodes, such as cores,
to the proposed technique. Then, the proposed technique applies the analytical models (steps 2
and 3 in Figure 3) to compute the end-to-end latency. Whenever there is a new request from an
end node, the host system estimates the latency using the proposed model as a function of the
source-destination pair. That is, our model replaces the cycle-by-cycle simulation of flits in NoCs.
Fig. 3. Overview of the proposed methodology.
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Fig. 4. (a) A system with two queues. Flits in Qhiдh have higher priority than flits in Qlow . (b) A system with
N queues, where Qi has higher priority than Qj for i < j
We note that the requesting nodes, such as the cores, have a parameterized number of maximum
outstanding request credits. Hence, the requesters are automatically throttled by these credits/node,
leading to a bounded number of flits in the NoCs. Since the traffic injection rates provided by the
host already account for this throttling, we do not explicitly model blocking at the interfaces.
3.2 Basic Priority-BasedQueuing Models
We assume a discrete time system in which micro-architectural events, such as writing to a buffer,
arbitration and switch traversal happen in the integral number of clock cycles. Therefore, we
develop queuing models based on arrival process that follows geometric distribution, in contrast to
continuous time models that are based on Poisson (M for Markovian) arrival assumption. More
specifically, we adopt the Geo/G/1 model, in which the inter-arrival time of the incoming flits to the
queue follows geometric distribution (denoted by Geo), service time of the queue follows a general
discrete-time distribution (denoted by G), and the queue has one server (the ‘1’ in the Geo/G/1
notation). The proposed technique estimates the end-to-end latency for realistic applications
accurately, as we demonstrate in Section 6.5. However, the accuracy is expected to drop if the NoC
operates close to its maximum load since the Geometric (similar to Poisson) packet inter-arrival
time assumption becomes invalid [23].
Performance analysis techniques in the literature [5, 16, 20] discuss basic priority-based networks
in which each priority class has a dedicated queue, as illustrated in Figure 4(a). In this architecture,
the flits in Qhiдh have higher priority than the flits in Qlow . That is, flits in Qlow will be served only
when Qhiдh is empty and the server is ready to serve new flits. Another example with N priority
classes is shown in Figure 4(b). The flits in Qi have higher priority than flits in Qj if i < j. The
average waiting time for each priority classWi for 1 ≤ i ≤ N is known for continuous time M/G/1
queues [5]. In the M/G/1 queuing system, flits arrive in the queue following Poisson distribution
(M) and the service time of the queue follows general distribution (G). In this work, we first derive
waiting time expressions for discrete time Geo/G/1 queues. Then, we employ these models to derive
end-to-end NoC latency models.
The average waiting time of flits in a queue can be divided into two parts: (1) waiting time due
to the flits already buffered in the queue, and (2) waiting time due to the flits which are in the
middle of their service, i.e., the residual time. The following lemma expresses the waiting time as a
function of input traffic and NoC parameters.
Lemma 1: Consider a queuing network with N priority classes as shown in Figure 4(b). Suppose
that we are given the injection rates λi , service rates µi , residual time Ri , and server utilizations ρi
ACM Transactions on Embedded Computing Systems, Vol. 1, No. 1, Article 1. Publication date: January 2019.
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Table 1. Summary of the notations used in this paper
λi Injection rate of class-i flits
Ti Service time of class-i flits
µi Service rate of class-i flits (=1/Ti )
Ri Residual time of class-i flits
ρi Server utilization of class-i flits (=λiTi )
CA, CAi
Coefficient of variation of inter-arrival time
for total flow and class-i respectively
CB Coefficient of variation of service time
CD , CDi
Coefficient of variation of inter-departure time
for total flow and class-i respectively
Wi Waiting time of class-i flits
for 1 ≤ i ≤ N , where N ≥ 2 (see Table 1). Then, the waiting time of class-i flitsWi is given as:
Wi =

∑N
k=1 Rk
1−ρ1 , for i = 1∑N
k=1 Rk+
∑i−1
k=1
(
ρk+ρkWk
)
1−∑ik=1 ρk , for i > 1
(1)
Proof: Equation 1 is derived in Appendix A to avoid distorting the flow of the paper.
Shortcomings of the Basic Priority-Based Queuing Models: Although Equation 1 extends the
known results from continuous time to discrete time queuing systems, it cannot handle a network
of queues in which each queue can store more than one priority class. For example, it does not
handle the scenario in which both class-1 and class-2 flits can use Qhiдh in Figure 2. To this end,
we present our novel technique that handles multiple priority classes in one queue.
4 CANONICAL ANALYTICAL MODELS
This section describes two canonical queuing structures observed in priority-based NoCs. We first
describe these structures and explain why prior analysis techniques fail to analyze them. Then, we
present two novel transformations and accurate analysis techniques.
4.1 Transformation 1: Split at High PriorityQueue
Conceptual Illustration: Consider the structure shown in Figure 5(a). As illustrated in Section 1,
flits from traffic class-1 and 2 are already in the network, while flits from traffic class-3 are waiting
in Qlow to be admitted. Since routers give priority to the flits in the network in industrial NoCs,
class-1 flits have higher priority than those in Qlow . To facilitate the description of the proposed
models, we represent this system by the structure shown in Figure 5(b). In this figure, µi represents
the service rate of class-i for i = 1, 2, 3. If we use Equation 1 to obtain an analytical model for the
Fig. 5. Split at high priority: Structural Transformation.
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Fig. 6. Comparison of simulation with the basic priority-based queuing model and proposed analytical model.
waiting time of traffic class-3, the resulting waiting time will be highly pessimistic, as shown in
Figure 6. The basic priority-based queuing model overestimates the latency, since it assumes each
class in the network occupy separate queues. Hence, all flits in Q1 have higher priority than those
in Q2.
Proposed Transformation: The basic priority equations cannot be applied to this system since
flit distribution of class-1 as seen by class-3 flits will change depending on the presence of class-2
traffic. To address this challenge, we propose a novel structural transformation, Figure 5(b) to
Figure 5(c). Comparison of the structures before and after the transformation reveals:
• The top portion (Q1 with its server) is identical to the original structure, since µ1 and µ2 remain
the same due to higher priority of class-1 over class-3.
• The bottom portion (Q1 ′ and Q2) forms a basic priority queue structure, as highlighted by the
red dotted box.
The basic priority queue structure is useful since we have already derived its waiting time model in
Equation 1. However, the arrival process at Q1 ′ must be derived to apply this equation and ensure
the equivalence of the structures before and after the transformation.
We derive the second order moment of inter-departure time of class-1 using the decomposition
technique presented in [9]. These inter-departure distributions are functions of inter-arrival distri-
butions of all traffic classes flowing in the same queue and service rate of the classes, as illustrated
in Figure 7. This technique first calculates the effective coefficient of variation at the input (C2A)
as the weighted sum of the coefficient of variation of individual classes (C2Ai in Figure 7-Phase
1). Then, it finds the effective coefficient of variation for the inter-departure time (C2D ) using C
2
A
and the coefficient of variation for the service time (C2B ). In the final phase, the coefficient of
variation for inter-departure time of individual classes is found, as illustrated in Figure 7(Phase 3).
By calculating the first two moments of the inter-arrival statistics of Q1 ′ as λ1 and C2D1 , we ensure
that the transformed structure in Figure 5(c) approximates the original system. This decomposition
enables us to find the residual time for class-1 RQ1
′
1 as:
R
Q1
′
1 =
1
2
ρ1
µ1
(C2D1 +C2B
2
)
− ρ1µ12 (2)
Proposed Analytical Model: The bottom part of the transformed system in Figure 5(c) is the basic
priority queue (marked with the dotted red box). Therefore, the higher priority part of Equation 1
can be used to express the waiting time of class-1 flits as:
W
Q1
′
1 =
R
Q1
′
1 + R3
1 − ρ1 (3)
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Fig. 7. Decomposition technique: In phase 1, different traffic flows merge into a single flow with an inter-
arrival time CA; in phase 2, flits flow into the queue and leave the queue with an inter-departure time CD ; in
phase 3, flits split into different flows with individual inter-departure time.
where the residual time of class-1 flits RQ1
′
1 is found using Equation 2. Subsequently, this result is
substituted in the lower priority portion of Equation 1 to find the waiting time for class-3 flits:
W3 =
R
Q1
′
1 + R3 + ρ1 + ρ1W
Q1
′
1
1 − ρ1 − ρ3 (4)
We also note the waiting time of class-2 flits,W2, is not affected by this transformation. Hence, we
can express it asW2 = R21−ρ2 , using Equation 1 for the degenerate case of N = 1.
Figure 6 shows that the waiting time calculated by the proposed analytical model for flits of
traffic class-3 is quite accurate with respect to the waiting time obtained from the simulation. The
average error in waiting time of traffic class-3 is 2% for the system shown in Figure 5(a), with a
deterministic service time of two cycles.
4.2 Transformation 2: Split at Low PriorityQueue
Conceptual Illustration: Consider the queuing system shown in Figure 8(a). In this system, class-
1 flits (λ1) are waiting in Qhiдh , while class-2 flits (λ2) and class-3 flits (λ3) are waiting in Qlow .
Class-1 and class-3 flits share the same channel and compete for the same output, while class-2 flits
are sent to a separate output. Class-1 flits always win the arbitration since they have higher priority.
Similar to the previous transformation, the queuing model in Figure 8(b) is used as an intermediate
representation to facilitate the discussion. In this system, Qhiдh and Qlow are represented as Q1
and Q2 respectively.
If we ignore the impact of class-1 traffic while modeling the waiting time for class-3, the resulting
analytical models will be highly optimistic, as shown in Figure 9. Accounting for the impact of
class-1 traffic on class-2 is challenging, since only fraction of the flits in Q2 that compete with
class-1 are blocked. In other words, class-2 flits which go to the local node are not directly blocked
by class-1 flits. Hence, there is a need for a new transformation that can address the split at the
low-priority queue.
Fig. 8. Split at low priority: Service Rate Transformation. µ∗ denotes transformed service rate. The waiting
time of class-1 flits depends on the residual time of the class-3 flits, as shown in Equation 5.
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Fig. 9. Comparison of simulation with the basic priority-based queuing model and proposed analytical model.
Proposed Transformation: The high-priority flow (class-1) is not affected by class-2 traffic since
they do not share the same server. Therefore, the waiting time of class-1 flits can be readily obtained
using Equation 1 as:
W1 =
R1 + R3
1 − ρ1 (5)
Hence, we represent Q1 as a stand-alone queue, as shown in Figure 8(c). However, the opposite is
not true; class-1 flits affect both class-2 (indirectly) and class-3 (directly). Therefore, we represent
them using a new queue with modified service rate statistics. To ensure that Figure 8(c) closely
approximates the original system, we characterize the effect on the service rate of class-3 using a
novel analytical model.
Proposed Analytical Model: Both the service time and residual time of class-3 change due to the
interaction with class-1. To quantify these changes, we set λ2 = 0 such that the effect of class-2 is
isolated. In this case, the waiting time of class-3 flits can be found using Equation 1 as:
W3

λ2=0 =
R1 + R3 + ρ1 + ρ1W1
1 − ρ1 − ρ3 (6)
We can findW3 also by using the modified service time (T ∗3 ) and residual time R∗3 of class-3. The
probability that a class-3 flit cannot be served due to class-1 is equal to server utilization ρ1.
Moreover, there will be extra utilization due to the residual effect of class-3 on class-1, i.e., λ1R3
flits in Q1. Hence, the probability that a class-3 flit is delayed due to class-1 flits is:
p = ρ1 + λ1R3 (7)
Each time class-3 flit is blocked by the class-1 flits, the extra delay will beT1, i.e., class-1 service time.
Since each flit can be blocked multiple consecutive times, the additional busy period of serving
class-3 (∆T3) is expressed as:
∆T3 = T1p(1 − p) + 2T1p2(1 − p) + .... + nT1pn (1 − p) + · · ·
= T1
p
1 − p
(8)
Consequently, the modified service time (T ∗3 ) and utilization (ρ∗3) of class-3 can be expressed as:
T ∗3 = T3 + ∆T3
ρ∗3 = λ3T ∗3 (9)
Suppose that the modified residual time of class-3 is denoted by R∗3. We can plug R∗3, the modified
utilization ρ∗3 from Equation 9, and the additional busy period ∆T3 from Equation 8 into Geo/G/1
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model to express the waiting timeW3 as:
W3 =
R∗3
1 − ρ∗3
+ ∆T3 (10)
When λ2 is set to zero, this expression should give the class-3 waiting time W3

λ2=0 found in
Equation 6. Hence, we can find the following expression for R∗3 by combining Equation 6 and
Equation 10:
R∗3 = (1 − ρ∗3)(W3

λ2=0 − ∆T3) (11)
Since the modified service time and residual times are computed, we can apply the Geo/G/1 queuing
model one more time to find the waiting time of class-2 and class-3 flits as:
W2 =
R∗3 + R2
1 − ρ∗3 − ρ2
W3 =
R∗3 + R2
1 − ρ∗3 − ρ2
+ ∆T3 (12)
Algorithm 1: End-to-end queuing time calculation for different traffic classes
1 Input: Injection rates for all traffic classes, NoC topology and Traffic routing pattern
2 Output: Queuing time for all traffic classes
3 for n = 1: no. of queues do
4 For queuing time expression of the current queue:
5 Initialize: num1 ←0, den1 ←1
6 Get all classes in current queue
7 for i = 1: no. of classes do
8 Get all higher priority classes than current class
9 For reference queuing time (Wr ef ) of current class:
10 Initialize: num2 ←Ri , den2 ←(1- ρi )
11 for j = 1:no. of higher priority classes do
12 Calculate coefficient of variation (CD ) for current high priority class
13 Calculate queuing time expression (Wi j ) and residual time expression (Ri j ) using
CD using Eq. 2, Eq. 3, and Eq. 4
14 num2 ←num2 + Ri j + ρi j +Wi jρi j
15 den2 ←den2 − ρi j
16 end
17 Wr ef = num2den2 (Eq. 6)
18 Modify service rate (T ∗i ) of ithclass
19 Calculate residual time (R∗i ) using T ∗i andWr ef using Eq. 11
20 num1 ←num1 + R∗i
21 den1 ←den1 - ρ∗i
22 end
23 Queuing time of class-i in nth queue = num1den1 + ∆Ti
24 end
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Figure 9 shows that the class-3 waiting time calculated using the proposed analytical modeling
technique is very close to simulation results. The modeling error is within 4% using a deterministic
service time of 2 cycles.
5 GENERALIZATION FOR ARBITRARY NUMBER OF QUEUES
In this section, we show how the proposed transformations are used to generate analytical models
for priority-based NoCs with arbitrary topologies and input traffic. Algorithm 1 describes the model
generation technique, which is a part of the proposed methodology to be used in a virtual platform.
This algorithm takes injection rates for all traffic classes, the NoC topology, and the routing of
individual traffic classes. Then, it uses the transformations described in Section 4.1 and Section 4.2
iteratively to construct analytical performance models for each traffic class.
First, Algorithm 1 extracts all traffic classes originating from a particular queue, as shown in line
6. Next, the waiting time for each of these classes is computed separately, as each has a different
dependency on other classes due to priority arbitration. At line 8, all classes that have higher priority
than the current class are obtained. In lines 11–16, the structural transformation as described in
Section 4.1 is applied. For that, the coefficient of variation of inter-departure time (CD ) for each
of the higher priority classes is computed. Through structural transformation, reference waiting
time (Wr ef ) for the current class is obtained, as depicted in line 17 of the algorithm. At line 18,
we compute the modified service time (T ∗i ) of the current class following the method described in
Section 4.2. Using T ∗i andWr ef , the residual time (R∗i in line 19) is computed. Using residual time
expressions for all classes in a queue, we obtain waiting time expressions for each class separately,
as shown in line 23 of the algorithm.
Figure 10 illustrates the proposed approach on a representative example of a priority-based
network to decompose the system. Figure 10(a) shows the original queuing network. This network
consists of three queues: Q1, Q2, and Q3. Q1 stores flits from class-1 and class-2 flows, while Q2
Fig. 10. Applying the proposed methodology on a representative segment of a priority-based network. ST and
RT denote Structural and Service Rate Transformation, respectively. Red-dotted squares show the transformed
part from the previous step. Figure (a) shows the original queuing system. After applying ST on Q1, we obtain
the system shown in Figure (b). The system in Figure (c) is obtained by applying RT on Q2. ST is applied again
on Q2 to obtain the system shown in Figure (d). Finally, RT is applied on Q3 to obtain the fully decomposed
queuing system shown in Figure (e).
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buffers class-3 and class-4 flits. Flits of class-2 have higher priority than both class-3 and class-4, as
denoted by the first port of the switch that connects these flows. Finally, class-5 flits are stored in
Q3. We note that class-5 flits have lower priority than that of class-3, while they are independent of
class-2 and class-4 flits. To solve this queuing system, we first apply the structural transformation
on class-1 and class-2 of Q1 by bypassing class-2 flits to Q1 ′ as shown in Figure 10(b). Next, the
service rate transformation on class-3 and class-4 is applied to obtain modified service time (µ∗).
This transformation allows us to form the network by decomposing Q1 and Q2, as depicted in
Figure 10(c). After that, structural transformation is applied on class-3 as flits of class-3 have higher
priority than those of class-5. Finally, service rate transformation is performed on class-5 to achieve
a fully decomposed system, which is shown in Figure 10(e).
Automation of Model Generation Technique: We developed a framework to automatically
generate the analytical performancemodel for NoCswith arbitrary size 2DMesh and ring topologies.
The proposed framework operates in two steps. In the first step, we extract all architecture-related
information of the NoC. This includes information about the traffic classes in each queue and priority
relations between classes. In the second step, the automation framework uses this architecture
information to generate analytical models.
6 EXPERIMENTAL EVALUATIONS
6.1 Experimental Setup
We applied the proposed analytical models to a widely used priority-based industrial NoC de-
sign [14]. We implemented the proposed analytical models in C and observed that on average it
takes 0.66µs to calculate latency value per source-to-destination pair. At each router of the NoC,
there are queues in which tokens wait to be routed. This NoC design incorporates deterministic
service time across all queues. We compared average latency values in the steady state found in this
approach against an industrial cycle-accurate simulator written in SystemC [24, 25]. We ran each
simulation for 10 million cycles to obtain steady state latency values, with a warm-up period of
5000 cycles. Average latency values are obtained by averaging latencies of all flits injected after the
warm-up period. Injection rates are swept from λ1 to λmax . Beyond λmax , server utilization becomes
greater than one, which is not practical. We show the average latency of flits as a function of the
flit injection rate for different NoC topologies. We also present experimental results considering
the cache coherency protocol with different hit rates, network topologies, and floorplans. With a
decreasing hit rate, traffic towards the memory controller increases, leading to more congestion in
the network.
6.2 Full-System Simulations on gem5
Applications are profiled in the full-system simulator gem5 [7] using Linux ‘perf’ tools [11]. The
‘perf’ tool captures the time taken by each function call and their children in the gem5 source. It
represents the statistics through a function call graph. From this call graph, we obtain the time
taken by the functions related to Garnet2.0, which is the on-chip interconnect for gem5. Figure 11
shows components of Garnet2.0, which takes up a significant portion of the total simulation time
while running Streamcluster application on gem5. These components are router, network-link, and
functional write. The ‘other components’ shown in Figure 11 consists of the functions not related
to network simulation. We observe that the functional write takes 50%, and the whole network
takes around 60% of the total simulation time in this case.
Simulation Time: To evaluate the decrease in simulation time with the proposed approach, we
first run the Streamcluster application with a 16-core CPU on gem5 in full system mode using
Garnet2.0, a cycle-accurate network simulator. Then, we repeat the same simulation by replacing the
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Fig. 11. The fraction of simulation time spent by different functions while running Streamcluster in gem5.
NoC-related functions take 60% of simulation time.
cycle-accurate simulation with the proposed analytical model. The total simulation time is reduced
from 12,466 seconds to 4986 seconds when we replace the cycle-accurate NoC simulations with
the proposed analytical models. Hence, we achieve a 2.5× speedup in cycle-accurate full-system
simulation with the proposed NoC performance analysis technique.
6.3 Validation on Ring Architectures
This section evaluates the proposed analytical models on priority-based ring architecture that
consists of eight nodes. In this experiment, all nodes inject flits with an equal injection rate. Flits
injected from a node go to other nodes with equal probability. We obtain the latency between each
source-destination pair using the proposed analytical models. The simulation and analysis results
are compared in Figure 12. The proposed analysis technique has only 2% error on average. The
accuracy is higher at lower injection rates and degrades gradually with increasing injection rates,
as expected. However, the error at the highest injection rate is only 5.2%.
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Fig. 12. Evaluation of the proposed model on a ring with eight nodes.
6.4 Validation on Mesh Architectures
This section evaluates the proposed analytical model for 6×6 and 8×8 priority-based mesh NoCs
with Y-X routing. As described in [14], a mesh is a combination of horizontal and vertical half
rings. The analytical model generation technique for priority-based NoC architecture is applied
to horizontal and vertical rings individually. Then, these latencies, as well as the time it takes to
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switch from one to the other are used to obtain the latency for each source-destination pair. We first
consider uniform random all-to-all traffic, as in Section 6.3. The comparison with the cycle-accurate
simulator shows that the proposed analytical models are on average 97% and 96% accurate for 6×6
and 8×8 mesh, as shown in Figure 13 and Figure 14, respectively. At the highest injection rate, the
analytical models show 11% error for both cases.
Comparison to Prior Techniques:We compare the proposed analytical models to the existing
priority-aware analytical models in literature [33]. Since these techniques do not consider multiple
priority traffic classes in the network, they fail to accurately estimate the end-to-end latency. For
example, Figure 13 and Figure 14 show that they overestimate NoC latency at high injection rates
for 6×6 and 8×8 mesh networks, respectively. In contrast, since it captures the interactions between
different classes, the proposed technique is able to estimate latencies accurately. Finally, we analyze
the impact of using each transformation individually. If we apply only the Structural Transformation
(ST), then the latency is severely underestimated at higher injection rates, since contentions are
not captured accurately. In contrast, applying only Service Rate Transformation (RT) results in
overestimating the latency at higher injection rates as the model becomes pessimistic.
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Fig. 13. Evaluation of the proposed model
on a 6×6 mesh.
1 maxInjection Rate (flits/cycle)
0
0.5
1
A
ve
ra
ge
 L
at
en
cy
 
(n
or
ma
liz
ed
)  
Simulation
State-of-the-art
ST only
RT only
Analytical (proposed)
Fig. 14. Evaluation of the proposed model
on an 8×8 mesh.
Impact of coefficient of variation: One of the important parameters in our analytical model is
the coefficient of variation of inter-arrival time. When the inter-arrival time between the incoming
flits follows geometric distribution, increasing coefficient of variation implies larger inter-arrival
time. Hence, the average flit latency is expected to decrease with an increasing coefficient of
variation. Indeed, the simulation and analysis results demonstrate this behavior for a 6×6 mesh
in Figure 15. We observe that the proposed technique accurately estimates the average latency in
comparison to cycle-accurate simulation. On average, the analytical models are 97% accurate with
respect to latency obtained from the simulation in this case.
Fig. 15. Effect of coefficient of variation of inter-arrival time on average latency for a 6×6 mesh.
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Fig. 16. Evaluation of the proposed model on one variant of the Xeon server architecture.
Evaluationwith Intel® Xeon® Scalable Server Processor Architecture: This section evaluates
the proposed analytical model with the floorplan of a variant of the Intel® Xeon® Scalable Server
Processor Architecture [12] architecture. This version of the Xeon server has 26 cores, 26 banks of
the last level cache (LLC), and 2 memory controllers. The cores and LLC are distributed on a 6×6
mesh NoC. The comparison of simulation and proposed analytical models with this floorplan is
shown in Figure 16. On average, the accuracy is 98% when all cores send flits to all caches with
equal injection rates. Similar to the evaluations on 6×6 mesh and 8×8 mesh, the state-of-the-art
NoC performance analysis technique [33] highly overestimates the average latency for this server
architecture, as shown in Figure 16. Applying only ST underestimates the average latency and
applying only RT overestimates the average latency.
The NoC latency is a function of the traffic class, since higher priority classes experience less
contention. To demonstrate the latency for different classes, we present the NoC latencies for 9
representative traffic classes of the server architecture described above. Figure 17 shows the latency
of each class of the server architecture described above normalized with respect to the average
latency obtained from the simulation. Higher priority classes experience lower latency, as expected.
The proposed performance analysis technique achieves 91% accuracy on average for the classes
which have the lowest priority in the NoC. For the classes having medium priority and highest
priority, the accuracy is 99% on average. Therefore, the proposed technique is reliable for all classes
with different levels of priority.
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Fig. 17. Per-class latency comparison for the server example.
Finally, we evaluate the proposed technique with different LLC hit rates. Table 2 shows that the
proposed approach achieves over 97% accuracy in estimating the average latency of the address
network for all hit rates. Similarly, the latencies in the data network are estimated with 98% or
greater accuracy for 0% and 50% hit rates. The accuracy drops to 93.9% for 100% hit rates, since this
scenario leads to the highest level of congestion due to all-to-all traffic behavior.
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Table 2. Accuracy for cache-coherency traffic flow
LLC
Hit Rate (%)
Accuracy for
Address Network (%)
Accuracy for
Data Network (%)
100 98.8 93.9
50 97.7 98.1
0 97.7 98.0
6.5 Evaluation with Real Applications
In this section, evaluations of the proposed technique with real applications are shown. We use
gem5 [7] to extract traces of applications in Full-System (FS) mode. Garnet2.0 [1] is used as the
network simulator in gem5 with the Ruby memory system. Table 3 shows the various configuration
settings we used for FS simulation in gem5.
We collect traces of six 16-threaded applications from PARSEC [6] benchmark suites: Blackscholes,
Canneal, Swaptions, Bodytrack, Fluidanimate, and Streamcluster. We selected applications that
show relatively higher network utilization as discussed in [34]. The accuracy obtained for these
applications is an important indicator of the practicality of the proposed technique since real
applications do not necessarily comply with a known inter-arrival time distribution [8], such as
the geometric distribution used in this work. The traces are parsed and simulated through our
custom in-house simulator with priority-based router model. For each application, a window of
one million cycles with the highest injection rate is chosen for simulation. From the traces of these
applications, we get the average injection rate of each source and destination pair. These injection
rates are fed to our analytical models to obtain average latency.
Figure 18 shows the comparison of the average latency between the proposed analytical model
and the simulation. The x-axes represent mean absolute percentage error (MAPE) between the
average simulation latency (Lsim ) and average latency obtained from analytical models (Lanalyt ical ).
MAPE is defined by the following equation:
MAPE = 100
( |Lsim − Lanalyt ical |
Lsim
)
(13)
The y-axes in the plots represent the percentage of source to destination pairs having the cor-
responding MAPE. From this figure, we observe that the latency obtained from the proposed
analytical model is always within 10% of the latency reported by the cycle-accurate simulations.
In particular, only 1% source-destination pair has MAPE of 10% for the Canneal application. On
average, the analytical models have 3% error in comparison to latency obtained from the simulation
Table 3. Configuration settings in the gem5 simulation
Processor
Number of Cores 16
Frequency of Cores 2 GHz
Instruction Set x86
Interconnect
Network
Topology 4x4 Mesh
Routing Algorithm X-Y deterministic
Memory
System
L1 Cache
16KB of instruction
and data cache
for each core
Memory Size 3 GB
Kernel Type LinuxVersion 3.4.112
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Fig. 18. Model comparison for different applications from PARSEC suite.
for real applications. These results demonstrate that our technique achieves high accuracy for
applications which may have arbitrary inter-arrival time distributions.
We further divide the window of one million cycles into 10 smaller windows containing 100,000
cycles each. Average latency comparison for Streamcluster application in these smaller windows is
shown in Figure 19. The largest MAPE between latency obtained from the simulation and analytical
model is observed for window 10, which is 7%. On average, the proposed analytical models are 98%
accurate for these 10 windows. This confirms the reliability of the proposed analytical models at an
even more granular level for the application. Finally, we note that the experiments with synthetic
traffic shown in Section 6.3 and Section 6.4 exercise higher injection rates than these applications.
Hence, the proposed technique performs well both under real application traces and heavy traffic
scenarios.
Prior work showed that the deviation from Poisson distribution becomes larger as the network
load approaches saturation [23]. Similar to this result, we also observe that the Geometric distribu-
tion assumption is a good approximation until the NoC operates near saturation point. Therefore,
we obtain high accuracy for real application workloads. Since this accuracy can degrade with
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Fig. 19. Evaluation of the proposedmodel under a finer level of time granularity (100K cycles) for Streamcluster
application.
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increasing traffic load, we plan to generalize the proposed models by relaxing the assumption of
Geometric distribution in our future work.
7 CONCLUSION
In this work, we propose an approach to build analytical models for priority-based NoCs with
multi-class flits. As we emphasized, no prior work has presented analytical models that consider
priority arbitration and multi-class flits in a single queue simultaneously. Such a priority-based
queuing network is decomposed into independent queues using novel transformations proposed in
this work. We evaluate the efficiency of the proposed approach by computing end-to-end latency
of flits in a realistic industrial platform and using real application benchmarks. Our extensive
evaluations show that the proposed technique achieves a high accuracy of 97% accuracy compared
to cycle-accurate simulations for different network sizes and traffic flows.
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APPENDIX A
Residual time calculation: Residual time is the delay of serving the next flit due to the remaining
service time for a currently processed flit. As illustrated in Figure 20, class-2 flits (low-priority flits)
have to wait until the server becomes free. Equations 14 and 16 are expressions for total residual
time effect on class-1 and class-2 respectively. The analytical models for residual time have been
well studied for continuous systems, yet little attention was given for discrete systems [5]. In this
section, we derive analytical expressions of residual time for priority-based queuing systems using
discrete time domain analysis. These equations are derived assuming that the arrival process at
each queue follows geometric distribution. Average residual time for each class of flit is evaluated
by averaging the area of the residual time triangles shown in Figure 20 over all flits injected in a
large amount of time. Let us assume that M1(Ttot ) and M2(Ttot ) are the total numbers of flits of
class-1 and class-2 respectively which are injected into the system in Ttot amount of time and Ti
is the service time for ith flit. When a new service duration of Ti begins, then the residual time
of (Ti − 1) starts and decays linearly. If we take time average of the residual time, then we obtain
Equation 14:
R(1) = 1
Ttot
M1(Ttot )∑
i=1
( Ti−1∑
τ=0
τ
)
+ 1
Ttot
M2(Ttot )∑
j=1
( Tj−1∑
τ=0
τ
)
= 1
Ttot
M1(Ttot )∑
i=1
(Ti (Ti − 1)
2
)
+
1
Ttot
M2(Ttot )∑
j=1
(Tj (Tj − 1)
2
)
(14)
In the derivation of Equation 14, τ is an auxiliary variable that represents different residual time
values for a particular flit. Multiplying and dividing the first expression in the summation by
M1(Ttot ) and second expression byM2(Ttot ), we obtain:
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Fig. 20. Residual time calculation.
R(1) = M1(Ttot )
Ttot
1
M1(Ttot )
M1(Ttot )∑
i=1
(T 2i −Ti
2
)
+
M2(Ttot )
Ttot
1
M2(Ttot )
M2(Ttot )∑
j=1
(T 2j −Tj
2
)
(a)= 12λ1(T
2
1 −T1) +
1
2λ2(T
2
2 −T2)
(b)= R1 + R2 (15)
Where (a) follows from the fact that Mi (Ttot )Ttot is the average number of injected flits in one time unit,
which is λi . Also,Ti andT 2i denote the first and second order moments of the service time of class-i.
We obtain (b) because 12λi (T
2
i −Ti ) is the residual time of class-i (Ri ).
Similarly, we compute the effective residual time of class-2 (R(2)). At any cycle, both class-1 and
class-2 flits can arrive in the system. If at that time the server is empty, then service will be started
for class-1 flit, as it has higher priority. Therefore, the portion of residual time that occurs due to
class-1 flits will decay linearly from Ti instead of (Ti − 1). Therefore, R(2) can be written as:
R(2) = 1
Ttot
M1(Ttot )∑
i=1
( Ti∑
τ=0
τ
)
+ 1
Ttot
M2(Ttot )∑
j=1
( Tj−1∑
τ=0
τ
)
= 12λ1(T
2
1 +T1) +
1
2λ2(T
2
2 −T2)
= 12λ1(T
2
1 −T1) + λ1T1 +
1
2λ2(T
2
2 −T2)
= R1 + ρ1 + R2 (16)
In general, if there are total N classes, residual time expression for flits of class-i will be:
R(i ) =

∑N
k=1 Rk , for i = 1∑N
k=1 Rk +
∑i−1
k=1 ρk , for i > 1
(17)
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where Rk = 12λk (T
2
k −Tk ) for Geo/G/1 queues and ρk is the average utilization of server for class-k
flits.
Average Queuing Time Expressions: The queuing time expression for tokens with traffic class-1
and class-2 can be written as [5]:
W1 = R(1) + ρ1W1 =⇒ W1 = R
(1)
1 − ρ1 (18)
W2 = R(2) + ρ1W1 + ρ2W2 + ρ1W2 =⇒ W2 = R
(2) + ρ1W1
1 − ρ1 − ρ2 (19)
Substituting R(1) and R(2) from Equation 15 and 16 respectively:
W1 =
R1 + R2
1 − ρ1 (20)
W2 =
R1 + ρ1 + R2 + ρ1W1
1 − ρ1 − ρ2 (21)
In general, if there are total N classes, queuing time expression for class-i flits will be
Wi =

∑N
k=1 Rk
1−ρ1 , for i = 1∑N
k=1 Rk+
∑i−1
k=1
(
ρk+ρkWk
)
1−∑ik=1 ρk , for i > 1
(22)
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